

1   **WHAT IS CLAIMED IS:**

2           1. A method for testing memories with seamless data input/output by  
3   interleaving seamless bank commands, comprising the steps of:  
4           transferring data to data input/output (I/O) pins of a memory  
5   seamlessly; and  
6           inputting control commands to control pins of the memory seamlessly.

7           2. The method as claimed in claim 1, wherein in the data transferring  
8   step, the data are seamlessly inputted to and outputted from the input/output  
9   (I/O) pins of the memory.

10          3. The method as claimed in claim 1, wherein in the data transferring  
11   step, the data are seamlessly inputted to the input/output (I/O) pins of the  
12   memory.

13          4. The method as claimed in claim 1, wherein in the data transferring  
14   step, the data are seamlessly outputted from the input/output (I/O) pins of  
15   the memory.

16          5. The method as claimed in claim 1, wherein the memory has at least  
17   two banks that have the control pins for receiving the control commands.

18          6. The method as claimed in claim 1, wherein the memory is a  
19   SDRAM, DDR-DRAM or Rambus RDRAM.

20          7. The method as claimed in claim 1, wherein in the transferring data  
21   step, the data are partly masked to purposely achieve a non-seamless status.

22          8. The method as claimed in claim 1, wherein in the inputting control  
23   commands step, the control commands are partly delayed.

24          9. The method as claimed in claim 1, wherein in the inputting control

1 commands step, the control commands are partly interrupted.

2 10. The method as claimed in claim 7, wherein the memory has at least  
3 two banks that have the control pins for receiving the control commands.

4 11. The method as claimed in claim 8, wherein the memory has at least  
5 two banks that have the control pins for receiving the control commands.

6 12. The method as claimed in claim 9, wherein the memory has at least  
7 two banks that have the control pins for receiving the control commands.

8 13. The method as claimed in claim 7, wherein the memory is a  
9 SDRAM, DDR-DRAM or Rambus RDRAM.

10 14. The method as claimed in claim 8, wherein the memory is a  
11 SDRAM, DDR-DRAM or Rambus RDRAM.

12 15. The method as claimed in claim 9, wherein the memory is a  
13 SDRAM, DDR-DRAM or Rambus RDRAM.